



**HEWLETT
PACKARD**

VERY HIGH CMR, WIDE V_{CC} DUAL LOGIC GATE OPTOCOUPLER

HCPL-2231
HCPL-2232



res

**HIGH COMMON MODE REJECTION 10 kV/ μ s
V GUARANTEED (HCPL-2232)**

V_{CC} RANGE (4.5 TO 20 VOLTS)

**PROPAGATION DELAY GUARANTEED
THE FULL TEMPERATURE RANGE***

TYPICAL SIGNAL RATE

PUT CURRENT (1.8 mA)

**POLE OUTPUT (NO PULLUP
OR REQUIRED)**

**GUARANTEED PERFORMANCE FROM
-40 TO +85°C**

**TESTED UNDER THE COMPONENT
QUALITY ASSURANCE OF U.L. (FILE NO. E55361) FOR
MILITARY WITHSTAND PROOF TEST
CONDITIONS OF 2500 Vac, 1 MINUTE**

PROVED

**HCPL-2232 VERSION AVAILABLE
5230/1)**

Applications

ISOLATION OF HIGH SPEED LOGIC SYSTEMS

INTER-PERIPHERAL INTERFACES

PROCESSOR SYSTEM INTERFACES

DATA LOOP ELIMINATION

TRANSFORMER REPLACEMENT

SPEED LINE RECEIVER

Description

The HCPL-2231/2 are dual-channel, optically-coupled logic gates. The detectors have totem pole output stages and optical receiver input stages with built-in Schmitt triggers to provide logic compatible waveforms, eliminating the need for additional waveshaping.

A superior internal shield on the HCPL-2232 guarantees common mode transient immunity of 10,000 V/ μ s at a common mode voltage of 1000 V_{CM} .

The electrical and switching characteristics of the HCPL-2231/2 are guaranteed from -40°C to +85°C and a V_{CC} from 4.5 volts to 20 volts. Low I_F and wide V_{CC} range allow compatibility with: TTL, LSTTL, and CMOS logic and result in lower power consumption compared to other high speed couplers. Logic signals are transmitted with a typical propagation delay of 150 ns.

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V_{CC}	4.5	20	Volts
Input Current (High)	$I_{F(ON)}$	1.8*	5	mA
Input Voltage (Low)	$V_{F(OFF)}$	—	0.8	Volts
Operating Temperature	T_A	-40	85	°C
Fan Out per Channel	N		4	TTL Loads

*The initial switching threshold is 1.8 mA or less. It is recommended that 2.5 mA be used to permit at least a 20% CTR degradation guardband.

OPTO COUPLERS

Switching Specifications

$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $1.8\text{ mA} \leq I_F(\text{ON}) \leq 5\text{ mA}$,
 $0\text{ V} \leq V_F(\text{OFF}) \leq 0.8\text{ V}$. All Typicals at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$, $I_F(\text{ON}) = 3\text{ mA}$ unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output Level	t_{PHL}		150		ns	Without Peaking Capacitor	6, 7	1, 4
			150	300		With Peaking Capacitor		
Propagation Delay Time to Logic High Output Level	t_{PLH}		110		ns	Without Peaking Capacitor	6, 7	1, 4
			90	300		With Peaking Capacitor		
Output Rise Time (10–90%)	t_r		30		ns		6, 10	1
Output Fall Time (90–10%)	t_f		7		ns		6, 10	1

Parameter	Symbol	Device	Min.	Units	Test Conditions	Figure	Note
Logic High Common Mode Transient Immunity	$ CM_H $	HCPL-2231	1,000	$\text{V}/\mu\text{s}$	$ V_{cm} = 50\text{ V}$ $I_F = 1.8\text{ mA}$ $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$	11	1, 5
		HCPL-2232	10,000	$\text{V}/\mu\text{s}$	$ V_{cm} = 1,000\text{ V}$		
Logic Low Common Mode Transient Immunity	$ CM_L $	HCPL-2231	1,000	$\text{V}/\mu\text{s}$	$ V_{cm} = 50\text{ V}$ $V_F = 0\text{ V}$ $V_{CC} = 5\text{ V}$ $T_A = 25^{\circ}\text{C}$	11	1, 5
		HCPL-2232	10,000	$\text{V}/\mu\text{s}$	$ V_{cm} = 1,000\text{ V}$		




Figure 2. Typical Logic Low Output Voltage vs. Temperature




Figure 3. Typical Logic High Output Current vs. Temperature




Figure 4. Output Voltage vs. Forward Input Current




Figure 5. Typical Input Diode Forward Characteristic




Figure 6. Circuit for t_{PLH} , t_{PHL} , t_F , t_R




Figure 7. Typical Propagation Delays vs. Temperature




Figure 8. Maximum Output Power per Channel vs. Supply Voltage




Figure 9. Typical Logic High Output Voltage vs. Supply Voltage




Figure 10. Typical Rise, Fall Time vs. Temperature




Figure 11. Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Figure 12. Typical Input Threshold Current vs. Temperature




Figure 13. LSTTL to CMOS Interface Circuit




Figure 14. Alternate LED Drive Circuit




Figure 15. Series LED Drive with Open Collector Gate
(4.7 kΩ Resistor Shunts I_{OH} from the LED)

Notes:

1. Each channel.
2. Duration of output short circuit time should not exceed 10 ms.
3. Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
4. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t_{PHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.

5. CM_L is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state. $V_O < 0.8V$. CM_H is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state $V_O > 2.0V$.
6. Measured between pins 1 and 2, shorted together, and pins 3 and 4, shorted together.
7. Use of a 0.1 μF bypass capacitor connected between pins 5 and 8 is recommended.
8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 3000 V_{rms}$ for 1 second (leakage detection current limit, $I_{LO} \leq 5 \mu A$).